A 2 G/s sampling rate, 20 GHz bandwidth master-slave track-and-hold amplifier in 0.13 μm SiGe BiCMOS technology

Zhang Guifu; Zhou Jie; Liu Youjiang

doi:10.11884/HPLPB202032.190421

Volume 32 Issue 6

May 2020

Turn off MathJax

Article Contents

Article Navigation > High Power Laser and Particle Beams > 2020 > 32(6): 063006

Zhang Guifu, Zhou Jie, Liu Youjiang. A 2 G/s sampling rate, 20 GHz bandwidth master-slave track-and-hold amplifier in 0.13 μm SiGe BiCMOS technology[J]. High Power Laser and Particle Beams, 2020, 32: 063006. doi: 10.11884/HPLPB202032.190421

Citation:

Zhang Guifu, Zhou Jie, Liu Youjiang. A 2 G/s sampling rate, 20 GHz bandwidth master-slave track-and-hold amplifier in 0.13 μm SiGe BiCMOS technology[J]. High Power Laser and Particle Beams, 2020, 32: 063006. doi: 10.11884/HPLPB202032.190421

Citation:

PDF( 1783 KB)

A 2 G/s sampling rate, 20 GHz bandwidth master-slave track-and-hold amplifier in 0.13 μm SiGe BiCMOS technology

doi: 10.11884/HPLPB202032.190421

1.
Institute of Electronic Engineering, CAEP, Mianyang 621900, China
2.
China Academy of Engineering Physics, Mianyang 621900, China

More Information

Author Bio:
Zhang Guifu (1977—), male, PhD candidate, engaged in sampling system construction and analog circuits design of high-speed sampling system; 18780430610@163.com
Received Date: 2019-11-05
Rev Recd Date: 2020-03-10
Publish Date: 2020-05-12

Abstract

Abstract

A fully-differential master-slave track-and-hold amplifier (MS-THA), with 20 GHz bandwidth is designed and fabricated using 0.13 μm SiGe BiCMOS technology. The MS-THA employs conventional switched-emitter-follower (SEF) as track-and-hold core circuit, Cherryhooper circuits as band-boosting of input buffer and output buffer. To verify the validity of the above circuits, a single-stage THA is designed together with the MS-THA. Operating with a single +3.3 V supply, 0 V input direct-voltage, 2 G/s sampling and −3 dBm input power, the MS-THA achieves a single-ended spurious free dynamic range (SFDR) of less than −23.5 dB at frequency of up to 20 GHz, and total power consumption of about 300 mW.
- master-slave,
- track-and-hold amplifier,
- SiGe BiCMOS,
- spurious free dynamic range

FullText(HTML)

References(26)

References

[1]	Lee J, Baeyens Y, Weiner J, et al. A 50 GS/s distributed T/H amplifier in 0.18 μm SiGe BiCMOS[J]. IEEE ISSCC Dig Tech Papers, 2007: 466-616.
[2]	Lu Y, Kuo W M L, Li X, et al. An 8-bit, 12 GSample/sec SiGe track-and-hold amplifier[C]//Proc IEEE BCTM, 2005: 148-151.
[3]	Jensen J C, Larson L E. A broadband 10-GHz track-and-hold in Si/SiGe HBT technology[J]. IEEE J Solid-State Circuits, 2001, 36(3): 325-330. doi: 10.1109/4.910470
[4]	Cheng W, Ali W, Choi M J, et al. A 3 b 40 GS/s ADC-DAC in 0.12 μm SiGe[J]. IEEE ISSCC Dig Tech Papers, 2004: 262-263.
[5]	Shahramian S, Chan Carusone A, Voinigescu S P. Design methodology for a 40-GSamples/s track and hold amplifier in 0.18 μm SiGe BiCMOS technology[J]. IEEE J Solid-State Circuits, 2006, 41(10): 2233-2240. doi: 10.1109/JSSC.2006.878111
[6]	Li X, Kuo W L, Lu Y, et al. A 5-bit, 18 GS/sec SiGe HBT track-and-hold amplifier[C]//Proc IEEE CSICS, 2005: 105-108.
[7]	Borokhovych Y, Gustat H, Tillack B, et al. A low-power, 10 GS/s track-and-hold amplifier in SiGe BiCMOS technology[C]//Proc 31st IEEE ESSCIRC, 2005: 263-266.
[8]	Shahramian S, Chan Carusone A, Voinigescu S P, et al. A 40-G samples/sec track & hold amplifier in 0.18 m SiGe BiCMOS technology[C]//Proc IEEE CSICS, 2005: 101-104.
[9]	Haider S, Osmany S A, Gustat H, et al. A 10 GS/s 2 emitter follower only track and hold amplifier in SiGe BiCMOS technology[C]//Proc IEEE ISCAS, 2006: 4775-4778.
[10]	Halder S, Gustat H, Scheytt C. An 8 bit 10 GS/s 2 track and hold amplifier in SiGe BiCMOS technology[C]//Proc 32nd IEEE ESSCIRC, 2006: 416-419.
[11]	Li X, Kuo W M L, CresslerJ D. A 40 GS/s SiGe track-and-hold amplifier[C]//Proc IEEE BCTM, 2008: 1-4.
[12]	Shahramian S, Voinigescu S P, Carusone A C. A 30-GS/sec track and hold amplifier in 0.13-μm CMOS technology[C]//Proc IEEE CICC, 2006: 493-496.
[13]	Bouvier Y, Konczykowska A, Ouslimani A, et al. A 20-GSamples/s track-hold amplifier in InP DHBT technology[C]//Proc IEEE EuMIC, 2007: 1-4.
[14]	Daneshgar S, Griffith Z, Seo M, et al. Low distortion 50 GSamples/s track-hold and sample-hold amplifiers[J]. IEEE J Solid-state Circuits, 2014, 49(10): 2114-2126. doi: 10.1109/JSSC.2014.2329843
[15]	Yamanaka S, Sano K, Murata K. A 20-Gs/s track-and-hold amplifier in InP HBT technology[J]. IEEE Trans Microw Theory Tech, 2010, 58(9): 2334-2339. doi: 10.1109/TMTT.2010.2057174
[16]	Bouvier Y, Ouslimani A, Konczykowska A, et al. A 40 Gsamples/s InP-DHBT track-&-hold amplifier[C]//Proc IEEE EuMIC, 2010: 61-64.
[17]	Lee J, Leven A, Weiner J S, et al. A 6-b 12-GSamples/s track-and-hold amplifier in InP DHBT technology[J]. IEEE J Solid-State Circuits, 2003, 38(9): 1533-1539. doi: 10.1109/JSSC.2003.815926
[18]	Deza J, Ouslimani A, Konczykowska A, et al. A 50-GHz-small-signal-bandwidth 50 GSa/s track&hold amplifier in InP DHBT technology[C]//Proc IEEE MTT-S Int Microwave Symp, 2012: 1-3.
[19]	Deza J, Ouslimani A, Konczykowska A, et al. 70 GSa/s and 51 GHz bandwidth track-and-hold amplifier in InP DHBT process[J]. Electron Lett, 2013, 49(6): 388-389. doi: 10.1049/el.2013.0271
[20]	Gathman T D, Madsen K N, Li J C, et al. A 30 GS/s double-switching track-and-hold amplifier with 19 dBm IIP3 in an InP BiCMOS technology[J]. IEEE ISSCC Dig Tech Papers, 2014: 1-3.
[21]	Kull L, Toifl T, Schmatz M, et al. 22.1 A 90 GS/s 8b 667 mW 64× Interleaved SAR ADC in 32 nm Digital SOI CMOS[C]//IEEE International Solid-State Circuits Conference, 2014.
[22]	Daneshgar S, Griffith Z, Rodwell M J W. A high IIP3, 50 GSamples/s track and hold amplifier in 0.25 m InP HBT technology[C]//Proc IEEE CSICS, 2012: 1-4.
[23]	Lin Yu-An, Ya-Che Yeh, Yu-Cheng Liu, et al. A 55-dB SFDR 16-GS/s track-and-hold amplifier in 0.18 μm SiGe using differential feedthrough cancellation technique[C]//IEEE MTT-S Int Microwave Symp, 2016.
[24]	Na Yunsik Mehmood, Zubair Kang, Sungbin Jung, et al. an 8 GS/s 20 GHz bandwidth master-slave track-and-hold amplifier in 65 nm CMOS[J]. Microwave and Optical Technology Letters, 2018, 60(12): 3080-3084. doi: 10.1002/mop.31412
[25]	Lin Y A, Hong-Yeh Chang, Yu-Chi Wang, et al. DC-16 GHz GaAs track-and-hold amplifier using sampling rate and linearity enhancement techniques[J]. Electronics Letters, 2018, 54(2): 83-85. doi: 10.1049/el.2017.3372
[26]	Shen Yu, Yi Zhang, Lei Yang, et al. A 10 GS/s 0.13 μm SiGe track-and-hold amplifier with 38 GHz analog bandwidth[C]//International Conference on Microwave and Millimeter Wave Technology, 2018.