Channel error calibration of waveform digitization system based on machine learning
-
摘要: 为了提升基于模拟数字转换（ADC）技术的波形数字化读出系统的性能，提出了一种多通道间失配误差估计校准方法。采用两片国产高速ADC组成并行交替采样（TIADC）系统，采用粒子群算法（PSO）结合梯度下降法（GD）来完成系统通道失配误差估计；利用滤波器方程组和Kaiser窗截断处理得到补偿校准滤波器系数值。该补偿方法可以直接在以现场可编程门阵列（FPGA）为处理芯片的TIADC硬件平台上实现，达成宽带并行交替采样信号的在线重构。实验结果表明，该算法可以有效实现通道失配误差的补偿校准，在Vivado开发软件平台行为级仿真条件下使无杂散动态范围（SFDR）由32.1 dBFS提升到53.1 dBFS，在硬件系统测试时使SFDR提升到60.8 dBFS，且该信号重构方法易在硬件系统实现，不受通道数目的限制。Abstract: In order to improve the performance of waveform digital readout systems based on Analog to Digital Converter (ADC) technology, this paper proposes a multi-channel mismatch error estimation calibration method. Used two domestically produced high-speed ADCs to form a Time-interleaved A/D Conversion (TIADC) system, and the estimation of channel mismatch error (Gain, Time-skew and Offset) can be obtained by integrating particle swarm optimization (PSO) algorithm and gradient descent (GD) method. Meanwhile, using filter equations and Kaiser window truncation to obtain compensation calibration filter coefficient values. This compensation method can be directly implemented on the TIADC hardware platform using Field-Programmable Gate Array(FPGA) as the central processing unit. Moreover this algorithm can achieve online reconstruction of sampling system data. The experimental results show that the algorithm can effectively compensate for channel mismatch errors, and using the behavior level simulation of Vivado development software, the spurious free dynamic range (SFDR) is increased from 32.1 dBFS to 53.1 dBFS, Improve the SFDR to 60.8 dBFS during hardware platform testing. Also this signal reconstruction method is easy to implement in hardware systems and is not limited by the number of channels. has high engineering applicability. This method has high engineering applicability and is simple and easy to implement.
-
图 1 M通道TIADC并行交替采样系统数学模型
Figure 1. Mathematical model of M-channel TIADC sampling system
图 2 通道失配误差估计算法迭代过程
Figure 2. Iterative process of channel mismatch error estimation algorithm
图 3 双通道采样系统正弦波信号校准前后时域和频谱图
Figure 3. Time domain and spectrogram of sine wave signal before and after calibration in dual channel sampling system
图 5 时间相位误差测试结果与算法估计结果图
Figure 5. Test and algorithm estimation results of time-skew error
图 6 800 MHz信号输入校准前后信号频谱对比图
Figure 6. Comparison of 800 MHz input signal spectrum before and after calibration
表 1 重构算法FPGA硬件资源消耗
Table 1. FPGA resource consumption for reconstruction algorithm
Resource type LUT BRAM DSP48E FF Total number of resources 433200 1470 3600 866400 Resource consumption 138624 780 1520 103968 Utilization rate 32% 53% 42% 12% 
下载: 导出CSV
-
[1] Steele J, Brown J A, Brubaker E, et al. SCEMA: a high channel density electronics module for fast waveform capture[J]. Journal of Instrumentation, 2019, 14: P02031. doi: 10.1088/1748-0221/14/02/P02031 [2] 廖顺, 杨海波, 张洪辉, 等. 基于SCA技术的高速数据采集电路研究[J]. 原子核物理评论, 2023, 40(2):237-243 doi: 10.11804/NuclPhysRev.40.2022092Liao Shun, Yang Haibo, Zhang Honghui, et al. Research on high speed data acquisition circuit based on SCA technology[J]. Nuclear Physics Review, 2023, 40(2): 237-243 doi: 10.11804/NuclPhysRev.40.2022092 [3] Li Xin, Ding Desheng, Yan Chenggang, et al. A digital-mixing-based method for timing skew estimation in time-interleaved ADCs[J]. Microelectronics Journal, 2019, 91: 46-52. doi: 10.1016/j.mejo.2019.07.007 [4] 董若石. 并行交替采样失配误差自动标定及修正技术的研究[D]. 合肥: 中国科学技术大学, 2021Dong Ruoshi. Research on automatic calibration and correction method for TIADC system[D]. Hefei: University of Science and Technology of China, 2021 [5] 杨扩军, 孔祥伟, 施佳丽, 等. 数理统计和频谱分析的TIADC误差校正方法[J]. 电子科技大学学报, 2018, 47(1):43-50 doi: 10.3969/j.issn.1001-0548.2018.01.007Yang Kuojun, Kong Xiangwei, Shi Jiali, et al. Mathematical statistics and spectrum analysis calibration method for time-interleaved ADC system[J]. Journal of University of Electronic Science and Technology of China, 2018, 47(1): 43-50 doi: 10.3969/j.issn.1001-0548.2018.01.007 [6] Khakpour A, Karimian G. A new fast convergent blind timing skew error correction structure for TIADC[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68(4): 1512-1516. [7] 崔文涛, 李杰, 张德彪, 等. 基于国产ADC芯片的TIADC系统时间误差自适应校准算法[J]. 仪器仪表学报, 2021, 42(11):132-139Cui Wentao, Li Jie, Zhang Debiao, et al. TIADC system time error adaptive calibration algorithm based on domestic ADC chip[J]. Chinese Journal of Scientific Instrument, 2021, 42(11): 132-139 [8] 叶星炜, 翟计全, 董屾, 等. 带通采样时间交织ADC的一种时间失配校正算法[J]. 现代雷达, 2023, 45(7):45-50Ye Xingwei, Zhai Jiquan, Dong Shen, et al. A correction algorithm of time errors in a time-interleaved ADC for band-pass sampling[J]. Modern Radar, 2023, 45(7): 45-50 [9] Li Jing, Wu Shuangyi, Liu Yang, et al. A digital timing mismatch calibration technique in time-interleaved ADCs[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2014, 61(7): 486-490. [10] Bonnetat A, Hodé J M, Ferré G, et al. Correlation-based frequency-response mismatch compensation of Quad-TIADC using real samples[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2015, 62(8): 746-750. [11] 武欢欢, 陈明, 张延冬, 等. 宽带Wilkinson功分器的粒子群优化设计[J]. 强激光与粒子束, 2018, 30:033003 doi: 10.11884/HPLPB201830.170314Wu Huanhuan, Chen Ming, Zhang Yandong, et al. Design of broadband Wilkinson power divider based on particle swarm optimization[J]. High Power Laser and Particle Beams, 2018, 30: 033003 doi: 10.11884/HPLPB201830.170314 [12] Serbet F, Kaya T, Ozdemir M T. Design of digital IIR filter using particle swarm optimization[C]//2017 40th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO). 2017: 202204. [13] Li Jingchun, Chang Jiachong, Zhang Ya. Gradient descent optimization-based SINS self-alignment method and error analysis[J]. IEEE Access, 2021, 9: 82868298. [14] Pan Huiqing, Yu Dongchuan, Tian Shulin, et al. Nonuniform mismatches compensation algorithm for time-interleaved sampling system using neural networks[C]//2011 10th International Conference on Electronic Measurement & Instruments. 2011: 231234. [15] Lagos-Eulogio P, Seck-Tuoh-Mora J C, Hernandez-Romero N, et al. A new design method for adaptive IIR system identification using hybrid CPSO and DE[J]. Nonlinear Dynamics, 2017, 88(4): 2371-2389. doi: 10.1007/s11071-017-3383-7 [16] Zhao Lei, Jiang Zouyi, Dong Ruoshi, et al. An 8-Gs/s 12-bit TIADC system with real-time broadband mismatch error correction[J]. IEEE Transactions on Nuclear Science, 2018, 65(12): 2892-2900. doi: 10.1109/TNS.2018.2878875 [17] Zhou Dadian, Talarico C, Silva-Martines J. A digital-circuit-based evolutionary-computation algorithm for time-interleaved ADC background calibration[C]//2016 29th IEEE International System-on-Chip Conference (SOCC). 2016: 1317. [18] 邹应全, 吴太龙, 彭榆淞, 等. 基于线下估计和线上补偿的时间交错采样ADC失配误差补偿方法[J]. 电子与信息学报, 2019, 41(1):226-232 doi: 10.11999/JEIT180098ZOU Yingquan, WU Tailong, PENG Yusong, et al. Method for compensating distortion created by mismatch errors in time-interleaved ADCs based on offline estimation and online correction[J]. Journal of Electronics & Information Technology, 2019, 41(1): 226-232 doi: 10.11999/JEIT180098 -
点击查看大图
图(6) / 表(1)
计量
- 文章访问数: 45
- HTML全文浏览量: 23
- PDF下载量: 5
- 被引次数: 0
